OMPUTER architectures are profoundly affected by a new security landscape, caused by the dramatic evolution of information technology over the past decade. First, secure computer architectures have to support a wide range of security applications that extend well beyond the desktop environment, and that also include handheld, mobile, and embedded architectures, as well as high-end computing servers. Second, secure computer architectures have to support new applications of information security and privacy, as well as new information security standards. Third, secure computer architectures have to be protected and be tamperresistant at multiple abstraction levels, covering network, software, and hardware. This Special Section in Transactions on Computers aims to capture this evolving landscape of secure computing architectures, to build a vision of opportunities and unresolved challenges.
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Following an open call for papers, we received 30 submissions from authors in 18 different countries and on a broad range of topics related to secure computer architectures. After a preliminary screening, each submission was assigned to three reviewers. After the first round of reviews, we selected the six top-ranked papers for further consideration in the Special Section. These six papers were revised as a 'minor revision' by the authors. All six papers were eventually accepted into the Special Section. Among the remaining submissions, 11 papers were revised as a 'major revision' in the second round of reviews. These papers may eventually appear in a regular issue of IEEE Transactions on Computers, but they did not meet the timeline or threshold for this Special Section.
The first paper, "Hybrid Obfuscation to Protect against Disclosure Attacks on Embedded Microprocessors," by M. Fyrbiak et al., presents a technique to protect embedded software against code reverse-engineering. The paper also proposes statistical metrics to determine the quality of the protection.
The second paper, "On Practical Discrete Gaussian Samplers For Lattice-Based Cryptography," by J. Howe et al., proposes a comprehensive hardware evaluation of discrete Gaussian Samplers, a key building block for the next generation of lattice-based cryptography.
The third paper, "Hardware/Software co-Design of an Accelerator for FV Homomorphic Encryption Scheme using Karatsuba Algorithm," by V. Migliore et al., proposes a hardware-accelerated implementation the Somewhat Homomorphic Encryption (SHE) scheme, using fast polynomial arithmetic with the FFT algorithm.
The fourth paper, "Bitstream Fault Injections (BiFI) Automated Fault Attacks against SRAM-based FPGAs," by P. Swierczynski et al., demonstrates how the malicious modification of a bitstream can be used to mount an efficient fault attack on a cryptographic primitive integrated into an unknown FPGA bitstream.
The fifth paper, "Hardware-Based Trusted Computing Architectures for Isolation and Attestation," by P. Maene et al., makes a comprehensive analysis of recently proposed computer architectures and emphasizes on features used to enable isolation and attestation.
The final paper, "GliFreD: Glitch-Free DuplicationTowards Power-Equalized Circuits on FPGAs," by A. Moradi et al., proposes a dual-rail precharge implementation, suitable for mapping into a Field Programmable Gate Array, which supports the implementation of a hiding-based sidechannel countermeasure.
Overall, the six papers of this Special Section capture the state of the art in physical and logical security of computer architectures. We are grateful to the submitting authors of all 30 submissions to this Special Section. We also sincerely thank the numerous anonymous reviewers who assisted with the selection of the papers for the Special Section. Ruby Lee received the undergraduate degree from Cornell in the college scholar program and the PhD degree in EE from Stanford. She is the Forrest G. Hamrick professor in the Electrical Engineering Department, Princeton University. Her research in security-aware computer architecture includes secure processors enabling finegrained secure enclaves, secure caches resilient to side-channel attacks, software-hardware architectures for self-protecting data, cloud computing security, smart phone security, and security verification. Prior to Princeton, she was a chief architect in Hewlett Packard, contributing to numerous technical innovations in processor architecture, multimedia architecture, and security architecture. She was a founding architect of HPs PA-RISC architecture and instrumental in the initial design of several generations of PA-RISC processors for HPs business and technical computers. She helped catalyze the widespread adoption of multimedia in commodity computers by pioneering subword-parallelism (SIMD) for multimedia acceleration in microprocessors, now supported in all major Instruction Set Architectures. She also led the introduction of the first multi-stream, real-time software video technology in low-end commodity computers. She co-led the 64-bit Intel-HP multimedia architecture team, and helped introduce advanced SIMD and permutation instructions into Intel processors. She also created the first security roadmap for enterprise and e-commerce security for HP, before leaving industry for academia. She holds more than 120 US and international patents. Known as a hardware security expert, she has served on various US committees for improving cyber security research. She is a fellow of the IEEE.
Ronald Perez received the BA degree in computer science from the University of Texas at Austin. He is an Intel fellow in the Data Center Group, Intel Corporation. He previously held the positions of vice president and head of the security research at Visa Inc., CTO and fellow in the Cryptography Research Division of Rambus, senior fellow and senior director at AMD, and senior manager and senior technical staff member in IBMs T.J. Watson Research Center. He is a member of the IEEE Computer Society and a senior member of the ACM.
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